Latency-Information Theory: A Novel Latency Theory Revealed as Time Dual of Information Theory

Erlan H. Feria

Department of Engineering Science and Physics, College of Staten Island of the City University of New York

ABSTRACT

This paper outlines a space-time duality study started in 2003 and leading to a latency-information theory (LIT) that unifies information theory with a novel latency theory revealed as time-dual. While information theory guides the design of communication systems, latency theory does the same for recognition systems. A unified recognition-communication system is an intelligence system and LIT illuminates its design. LIT naturally arose from the author’s desire to systematically address the design of a real-world intelligence system for DARPA’s knowledge-aided sensor signal processing expert reasoning (KASSPER) program. This work has led to practical intelligence system solutions that yield outstanding target detections under severely taxing environments, while also exhibiting several orders of magnitude savings in intelligence storage-space, processing-time, and implementation complexity over lossless schemes.

In Section 2 information theory is reviewed. In Section 3 latency theory is presented. In Section 4 LIT is introduced. In Section 5 LIT is applied to knowledge-aided radar. In Section 6 four LIT revelations are highlighted, inclusive of a mathematical-physical duality guiding life system designs.

Index Terms—Duality, Space, Time, Information, Latency, Intelligence, Life, Mathematics, Physics, Radar

1. INTRODUCTION

Latency-information theory (LIT) is a novel system design methodology that unifies information theory with latency theory, its revealed time-dual. While information theory guides the design of communication systems with noisy channels, latency theory does the same for recognition systems with processing-time limited sensors (PTLSs). A recognition and communication integrated system is an intelligence system and LIT illuminates its design. Starting in 2003 LIT was progressively conceptualized by the author [1] to address the undesirable SINR radar performance of DARPA’s knowledge-aided sensor signal processing expert reasoning (KASSPER) program [2] when its intelligence system (a clutter covariance processor (CCP)) processed clutter-prior knowledge in the form of SAR imagery, that had been significantly compressed by a highly lossy and radar independent (or blind) source-coder [3]. This unsatisfactory result was traced to the significant mismatch of the intelligence system to the highly lossy SAR imagery input. LIT addressed this problem by replacing the ‘lossless’ CCP with a novel ‘lossy’ processor-coder, the time-dual of a lossy source-coder that is significantly better matched to the lossy SAR imagery. This new kind of lossy intelligence system was found to yield outstanding SINR radar performance under severely taxing environmental disturbances, e.g. antenna array misalignments, channel mismatch, etc. [3], while also exhibiting several orders of magnitude savings in intelligence storage-space, processing-time, and implementation complexity over lossless schemes.

In Section 2 information theory is reviewed. In Section 3 latency theory is presented. In Section 4 LIT is introduced. In Section 5 LIT is applied to knowledge-aided radar. In Section 6 four LIT revelations are highlighted, inclusive of a mathematical-physical duality guiding life system designs.

2. INFORMATION THEORY

In Fig. 1a a communication system is shown consisting of three major parts, plus a twofold channel. These parts are:

1) A source-encoder that extracts the information from a signal-source’s intelligence sourced-space (or intel-space, e.g. a 4 Mbytes SAR image), and a source-decoder whose output $X'$ reconstructs the signal-source discrete random variable output $X \in \{a_1,...,a_i\}$. The source-coder is lossless when $X'=X$ and lossy otherwise. The source-entropy $H$ in bits $X$ is the expected source-information guiding as ‘lower’ performance-bound a lossless source-coder design: $H = \sum_{a_i} P(a_i) \log_2(1/P(a_i))$ (1)

where $I_S(a_i)$ is the source-information in the outcome $a_i$ bits and $P_S[a_i]$ is the source-probability of obtaining $a_i$ with the ‘passing of time’. Thus a lossless source-coder has a rate $R_S=H$ satisfying $H \leq R_S \leq R_S^\text{Lossless}$ where $R_S$ is the signal-source rate. It is also ideal when $R_S^\text{Lossless}=H$.

Examples of lossless source-coders are Entropy, Huffman, and Arithmetic coders [4]. Alternatively, a lossy source-coder has a rate $R_S=R_S^\text{Lossy}$ satisfying $0 \leq R_S^\text{Lossy}<H$. Examples of lossy source-coders are wavelet, predictive, transform, and predictive-transform (PT) [4]-[6].

2) A channel-encoder after the source-encoder and a channel-decoder before the source-decoder. The channel-encoder advances overhead-knowledge, e.g. parity bits, for the accurate communication of a source-encoder’s output through a noisy ‘intel-space channel’. The union of a source coder and channel coder is referred here as a channel and
source integrated (CSI) coder where channel appears before source in this designation to emphasize the unique enabling role of a channel-coder in accurate communications.

The CSI-coder design is guided by information-theory’s channel-coding [7], also known as ‘the mathematical theory of communication’. Channel-coding guides the design of a lossless CSI-coder via a channel-capacity C ‘upper’ performance-bound. This bound is defined here as the maximum achievable CSI coder ratio \( R_{CSI} \), defined as the ratio of communicated \( R_{CSI} \) channel rate \( R_{CSI} = \frac{c}{R_{CS}} \), to space-dislocated channel-encoder rate \( R_{CE} \), i.e.,

\[
0 \leq R_{CSI} = \frac{R_{CS}}{R_{CE}} = k/n \leq 1
\]

(2)

where \( R_{CSI} \) is smaller than \( R_{CE} \). CSI is achievable when \( R_{CSI} \) is reconstructed by the channel-decoder with an arbitrarily small probability of error. For a memoryless noisy channel with an input \( S \) and output \( Y \) denoting n-bits random codewords, \( C \) is defined [7] by

\[
0 \leq C = \frac{H(E)-H(E|Y)}{H(E)} = \max \{H(E)-H(E|Y)/H(E) \} \leq 1
\]

(3)

where \( E \) and \( F \) are the \( S \) and \( Y \) cases with a probability distribution \( P[E] \) for \( E \) that maximizes (e.g. a uniform distribution for a binary symmetric channel [7]) the mutual source-information ratio \( H(E)-H(E|Y)/H(E) \) where \( H(E) \) is noted to be a channel-induced intel-space penalty. A lossless CSI-coder has a achievable \( R_{CSI} = R_{CSI}^{Lossless} \) with \( 0 \leq R_{CSI}^{Lossless} \leq C \) and is ideal when \( R_{CSI}^{Lossless} = C \). A lossy CSI-coder has a no achievable \( R_{CSI} = R_{CSI}^{Lossless} \) with \( C \leq R_{CSI}^{Lossless} \leq 1 \).

3) A motion-coder whose encoder follows the channel-coder and decoder precedes the channel decoder. This coder enables the space dislocation of intel-space while suffering a channel-induced life motion-time (or life-time) penalty which is unavoidable, even without channel interferences, due to the speed of light limit in a vacuum of \( c = 2.9979 \times 10^8 \) m/sec. A motion-coder is also referred as a channel and mover integrated (CMI) coder due to its integration of a ‘life-time channel’ coder, e.g. a mixer or network router addressing a communication channel-induced life-time penalty, and a mover coder, e.g. an antenna system.

3. LATENCY THEORY

In Fig. 1b a recognition system is shown consisting of three major parts, plus a split twofold sensor. These parts are:

1) A processor-coder that extracts the latency from a signal-processor’s intelligence processing-time (or intel-time) in binary operator (or) units, and whose vector output \( y \) reconstructs the signal-processor’s vector output \( y \). The processor-coder is said to be lossless when \( y = y \) and lossy otherwise. Three full adder architectures are shown in Fig. 2. First Fig. 2a presents an original full adder (or signal-processor) where its two-input NAND gates perform binary operations. Its input is the vector \( x = [a, b, c_{in}] \) where \( a, b \) and \( c_{in} \) are added bits with \( c_{in} \) the carry-in, while its output is the vector \( y = [c_{out}, s] \) where \( s \) and \( c_{out} \) are sum and carry-out bits, respectively. The intel-time of the full-adder is then expressed as \( 6 \) NAND bors for \( s \) and \( 5 \) NAND bors for \( c_{out} \). More globally, this same full-adder is characterized by a signal-processor rate \( R_{p} \) in bors/\( y \) given by the maximum of the intel-times for \( s \) and \( c_{out} \), thus \( R_{p} = 6 \) bors/\( y \). In Fig. 2b a faster lossless processor-coder is depicted whose intel-time is of 3 bors for \( s \) and 2 bors for \( c_{out} \) where, for simplicity, it is assumed that the time delay of 4, 3 and 2-input NAND gates is the same. In turn, this processor is characterized by the lossless processor-coder rate \( R_{PC}^{Lossless} \) given by the maximum of the intel-times for \( s \) and \( c_{out} \), thus \( R_{PC}^{Lossless} = 3 \) bors/\( y \). In Fig. 2c even faster and also much simpler lossy processor-coder is depicted that only implements the carry-out of the lossless processor-coder of Fig. 2b, thus \( y^{*} = [c_{out}, 0] \neq y_{c_{out}} \) except when \( s = 0 \). In particular, this lossy processor has a rate \( R_{PC}^{Lossy} = 2 \) bors/\( y^{*} \).
Next the processor-entropy $K$ in bors/y—the time dual of $H$—is the minmax processor-latency guiding as ‘lower’ performance-bound a lossless processor-coder design:

$$K = \max_i \left( L_p(y_i), L_n(y_i) \right), \quad L_p(y_i) = f(C_p[y_i]) = i \ldots z$$

\hspace{1cm} (4)

where $L_p(y_i)$ is $y_i$’s processor-latency in bors with $y_i$ being an element of a signal-processor vector output $y=[y_1, \ldots, y_z]$. $C_p[y_i]$ is the processor-constraint of $y_i$ which depends on ‘configuration of space’ limitations, and $f(.)$ is a function mapping $C_p[y_i]$ to $L_p(y_i)$. As illustration consider Fig. 2a where implementation (or configuration of space) constraints allow us to redesign this full-adder with NAND gates having any number of inputs. Fig. 2b illustrates such a redesign from which the desired latencies of (4) are found, thus $L_p(s) = 3$ bors, $L_p(c_{in}) = 2$ bors and $K = 3$ bors/y. Thus a lossless processor-coder has a $R_{PC} = R_{PC}^{\text{Lastest}}$ that satisfies the condition $K \leq R_{PC}^{\text{Lastest}} \leq W$ and is ideal when $R_{PC}^{\text{Lastest}} = K$. A lossy processor-coder, on the other hand, satisfies the condition $0 \leq R_{PC}^{\text{Lossy}} < K$.

2) A sensor-coder placed prior to a processor-coder. The task of a sensor-coder is to find the prior-knowledge needed to time dislocate (or shift back in time) the onset of the processor-coder’s intel-time such that its output can be recognized by a PTLS. This *intelli-time* PTLS is the time-dual of a noisy intel-space channel. A PTLS condition exists when $K > R_{PC}^{\text{rec}} = W$ bors/y where $R_{PC}^{\text{rec}}$ is the part of an ideal processor-coder’s $K$ that is recognized by a sensor whose maximum waiting-time is $W$ in bors. A simple illustrative example of this condition is when a sequential adder uses the full-adder of Fig. 2a to add two bytes subject to $W=12$ bors/y. Previously it was found that the full adder has the processor-latencies $L(p) = 3$ bors and $L(c_{in}) = 2$ bors associated with its two outputs. In turn this implies that the processor-entropy for the sequential 1-Byte adder is of approximately $K = 2 \times 8 = 16$ bors/y. Thus the PTLS condition $K = 16$ bors/y $> R_{PC}^{\text{rec}} = W = 12$ bors/y is satisfied and prior-knowledge must be used. The ratio of $R_{PC}^{\text{rec}}$ to $K$ is called the sensor-consciousness $F$ thus

$$0 \leq F = \frac{R_{PC}^{\text{rec}}}{K} \leq 1,$$

\hspace{1cm} (5)

where $F$ is the time-dual of the channel-capacity $C$ (3). For our example $F = 12/16 = 0.75$. Due to the PTLS condition $K > R_{PC}^{\text{rec}}$, a recognition-system must time-dislocate the ideal processor-coder’s intel-time to an earlier starting-time $t_i$ by the use of prior-knowledge about the processor-coder’s input. For our running example the necessary time-dislocation is of $K-R_{PC}^{\text{rec}} = 16-12 = 4$ bors/y. For instance, these four bors of time-dislocation can be accurately achieved if the sensor-coder determines that the two least significant bits of each added byte can be set to zero with a negligible impact on the accuracy of the overall sum (it is assumed that all the byte’s bits become simultaneously available). Thus it has been found that an optimum recognition-problem is about finding prior-knowledge to advance the onset of the ideal processor-coder’s intel-time for its accurate recognition by a PTLS. The cascade of a sensor-coder and a processor-coder is herein called a sensor and processor integrated (SPI) coder where sensor appears before processor in this designation to emphasize the unique enabling role of a sensor-coder in accurate recognitions.

The $F$ definition can also be stated as the time-dual of that for $C$ (3). $F$ is then the maximum achievable SPI-coder ratio $R_{SPI}$ where $R_{SPI}$ is given by the ratio of $R_{PC}^{\text{rec}}$ to the sensor-coder rate $R_{SC}$. $R_{SC}$ is equal to $R_{PC}^{\text{rec}}$ plus the maximum amount of time-dislocation that the sensor-coder must provide, i.e.,

$$R_{PC} - R_{PC}^{\text{rec}},$$

for the full recognition of $R_{PC}$ by the PTLS. Thus $R_{SC} = R_{PC}^{\text{rec}} + R_{PC} - R_{PC}^{\text{rec}} = R_{PC}$ where $R_{PC}$ is equal to $T$, the intel-time of the processor-coder in bors per $y$ and

$$0 \leq R_{SPI} = \frac{R_{PC}^{\text{rec}}}{R_{SC}} = \frac{W}{T} \leq 1.$$

\hspace{1cm} (6)

$R_{SPI}$ is achievable when the processor-coder is both lossless and has an output arbitrarily close to the signal-processor’s output (MSE can be used as a measure). For a PTLS with an n-dimensional input $y(t + T)$ and output $y(t + W) = y(t + W)$ $F$ is

$$0 \leq F = \frac{(K - K_{1/3})/K}{\max (K, K - K_{1/3})/K} \leq 1,$$

\hspace{1cm} (7)

where $y$ and $z$ denote the $y$ and $z$ cases associated with constraints $\{C[y_i]\}$ for $y$ that maximizes the mutual processor-latency ratio $(K - K_{1/3})/K$, where $K_{1/3}$ is noted to be a sensor-induced intel-time penalty. For instance, for our 1-byte adder example the best $\{C[y_i]\}$ allows NAND gates with an arbitrary number of inputs, leading to $K = 16$ bors, $K_{1/3} = 4$ bors since $W = 12$ bors, and $F = 0.75$. Similarly to $C$; $F$ is an ‘upper’ performance-bound that guides the design of lossless SPI-coders. A lossless SPI-coder has an achievable $R_{SPI} = R_{SPI}^{\text{Lastest}}$ with $0 \leq R_{SPI}^{\text{Lastest}} \leq F$ and is ideal when $R_{SPI}^{\text{Lastest}} = F$. A lossy SPI-coder has no achievable $R_{SPI} = R_{SPI}^{\text{Lossy}}$ with $F \leq R_{SPI}^{\text{Lossy}} \leq 1$. The previously described sensor-consciousness viewpoint is named sensor-coding and guides the design of recognition-systems. Sensor-coding is also called the mathematical theory of recognition just like channel-coding is for the communication case [7].

3) A retention-coder placed after the sensor-coder. This coder is a storage device that enables the time dislocation of intel-time while suffering a sensor-induced life retention-space or life-space) penalty which is unavoidable, even without sensor interferences, due to the pace of dark light in a black-hole of $\mathcal{N} = 960 \pi c^3 / 2 G = 6.1123 \times 10^{8} \ \text{sec}^{-1}$, first advanced in [1] as the space-dual of the speed of light, where $h$ is Plank’s constant and $G$ is the gravitational constant. A retention-coder is also referred as a sensor and retainer integrated (SRI) coder due to its integration of a ‘life-space sensor’ coder, e.g. a surface mounted leadless chip carrier that addresses a recognition sensor-induced life-space penalty, and a retainer coder, e.g. a silicon semiconductor.

4. LATENCY-INFORMATION THEORY

In Fig. 1c a recognition-communication (or intelligence) system is shown. A source-encoder is placed after the sensor-coder to reduce the stored retention-coder intel-space, while the source-decoder is placed prior to the processor-coder. On the other hand, the channel-encoder is
located after the retention-coder for the accurate communication of the retention-coder intel-space, while the channel-decoder is placed before the source-decoder. The motion-encoder is positioned after the channel-encoder to space dislocate the channel-encoder intel-space. The intelligence system of Fig. 1c can then be used to define three types of SPI-based intelligence coders. These intelligence coders are: 1) the bare bones SPI0-coder (or SPI-coder) of Fig. 1b, lacking a communication system; 2) a more capable (or wiser) SPI1 coder, using a source-coder to reduce the stored retention-coder intel-space; and 3) the most capable (or wisest) SPI2-coder of Fig. 1c, using the entire communication system to both reduce the stored retention-coder intel-space and to accurately communicate the retention-coder intel-space through a noisy channel.

The design of the SPI2 intelligence coder, with SPI0 and SPI1 coders as special cases, is guided by sensor-channel coding which unifies channel-coding and sensor-coding. Sensor-channel coding is the same as ‘the mathematical theory of intelligence’.

5. KNOWLEDGE-AIDED RADAR
Next a SPII intelligence coder is advanced for the knowledge-aided radar system of Fig.3. This figure presents three basic structures. First a front clutter range-bin is seen where it is of interest to determine if a moving target exists with a bore-sight angle \( \theta_c \) of zero degrees, i.e. \( \theta_c = 0^\circ \). The range-bin is also noted to be decomposed into an even number of cells \( N_c \) where the boundary line between cells \( N_c/2 \) and \( (N_c+2)/2 \) is investigated to determine if a moving target appears there. Second an \( N \) elements antenna array is presented which radiates \( M \) pulses during a CPI where the antenna pattern points towards the assumed target location. Third an airborne moving target indicator (AMTI) is shown. The AMTI receives its input from the antenna receiver, inclusive of clutter range-bin returns as well as other kinds of radar system disturbances. This input is modeled at the time instant \( t_0 \) by the \( NM \)-dimensional complex vector \( \mathbf{r}(t_0) = \mathbf{z}(t_0) + \mathbf{s}(t_0) \) where \( \mathbf{z} \) is the steering vector of the assumed target and \( \mathbf{z} \) contains undesirable signals, inclusive of clutter, jammer, range walk, internal clutter motion, channel mismatch, antenna white noise, and antenna array misalignment [3]. The output of the AMTI at the later time instant \( t_0 + T_{AMTI} \) is the complex scalar signal \( y(t_0 + T_{AMTI}) \) with \( T_{AMTI} \) denoting the AMTI processing delay. In turn, the relationship between the ATMI input and output is given by

\[
y(t_0 + T_{AMTI}) = \mathbf{w}(t_0 + T_{AMTI})^\mathbb{H} \mathbf{r}(t_0) \]

where: a) \( \mathbf{C} \) is the \( NM \times NM \) covariance matrix of \( \mathbf{z} \), i.e. \( \mathbf{C} = \mathbb{E}[\mathbf{z}\mathbf{z}^\mathbb{H}] \); b) \( \mathbf{C}_{ij} \), \( \mathbf{c}_c^i \), \( \mathbf{c}_j^i \), \( \mathbf{c}_R^i \), \( \mathbf{C}_{CM} \) and \( \mathbf{C}_{n} \) are \( NM \times NM \) covariance matrices with the assignment of \( \mathbf{C}_n \) to thermal white noise, \( \mathbf{c}_c^i \) to front clutter, \( \mathbf{c}_j^i \) to back clutter, \( \mathbf{C}_R \) to jammer; \( \mathbf{C}_{CM} \) to range walk; \( \mathbf{C}_{CM} \) to internal clutter motion; and \( \mathbf{C}_{CM} \) to channel mismatch (CM); c) the symbol ‘O’ denotes a Hadamard product or element by element multiplication; and d) \( \mathbf{w}(t_0 + T_{AMTI}) \) is an \( NM \times 1 \) complex weighing vector available at the time instant \( t_0 + T_{AMTI} \). The relationships (8)-(9) result from maximizing the signal to interference plus noise ratio (SINR) expression

\[
\text{SINR} = \mathbf{w}^\mathbb{H} \mathbf{s} \mathbf{s}^\mathbb{H} / \mathbf{w} \mathbf{C} \mathbf{w}
\]

with respect to the weight vector \( \mathbf{w} \) where \( \mathbf{w}^\mathbb{H} \mathbf{s} \mathbf{s}^\mathbb{H} \mathbf{w} \) is the power of the target (or signal) return \( s \) and \( \mathbf{w}^\mathbb{H} \mathbf{C} \mathbf{w} \) is the power of the interference plus noise \( \mathbf{z} \). Of all the covariances in (9) only the front clutter covariance \( \mathbf{C}_c^i \) is assumed unknown and determined on-line by the signal-processor depicted in the SPI0-coder of Fig. 4a. The signal-processor or CCP evaluates the expression

\[
\mathbf{e}_c = \sum_{j=1}^{N_c} \mathbf{z}(j) \mathbf{c}_c^j
\]

where: 1) \( \{x_1; i=1,..,N_c\} \) are \( NC \) scalar resolution clutter cell power in dBs available from a SAR image range-bin with \( NC=256 \) assumed. More specifically, \( \{x_1; i=1,..,256\} \) is found
by averaging 16 rows of a 4 Mbytes (MBs) 1024x256 SAR image of the Mojave Airport in California that is extracted from the retention-coder; 2) \( \{ g_i(\theta_i) : i = 1, \ldots, N_c \} \) are \( N_c \) antenna scalar gains with their values found from

\[
g_i(\theta) = K \left[ \sin \left( \frac{\pi}{\lambda} \sin(\theta) \right) \right] \left[ \sin \left( \frac{\pi}{\lambda} \sin(\theta) \right) \right]^{\frac{1}{2}}
\]

where \( \theta_i \) is the \( i \)-th clutter cell bore-sight angle, \( \theta \) is the target bore-sight angle, \( \lambda \) is the antenna inter-element spacing, and \( K \) is the front antenna gain constant. 3) \( \{ c_i^H : i = 1, \ldots, N_c \} \) are \( N_c \) complex matrices \( c_i \) is the steering vector of the \( i \)-th clutter cell which is also a function of \( \theta \); is a function of \( \theta \).

The CCP processor-ecotype \( K \) is next found using three constraints. They are: 1) the \( N_c \times 256 \) complex matrices \( \{ x_i g_i c_i^T = x_i M_i \} \) are simultaneously evaluated by 256 subprocessors where it is assumed that \( M_i \) is evaluated off-line; 2) the 2x256=131,072 basic multiplications of \( x_i M_i \) are sequentially executed by each sub-processor; and 3) the sum of the 256 matrices \( \{ x_i M_i \} \) leading to \( \epsilon_i \) is implemented with 255 matrix additions. Under these constraints the \( K \) exhibited by the ideal lossless processor-coder is given by

\[
K = 131,072 b_M + 255 b_M b_i \text{ bors} / \epsilon_i \quad \text{where } b_M = \text{ number of bors per sequential multiplication and } b_i = \text{ number of bors per matrix addition. When finding the expression for } K \text{ it was both assumed that the latency of each complex scalar element of } \epsilon_i \text{ is the same and any time-delays introduced by memory read/write operations are reflected in the } b_M \text{ and } b_i \text{ values. Moreover, since the number of matrix additions is significantly less than the number of sequential multiplications and it is also assumed that } b_M >> b_i, \text{ } K \text{ can be approximated by } 131,072 b_M \text{ bors} / \epsilon_i.\]

The SPI1-coder that is used to replace the SP10-coder of Fig. 4a is shown in Fig. 4b. It consists of the cascade of five subsystems. They are: 1) a sensor-coder advancing 4 MBs SAR imagery; 2) a lossy MMSE PT source-encoder compressing SAR imagery by a factor of 8,172=4MB/512B; 3) a retention-coder retaining the compressed SAR imagery; 4) a MMSE PT source-decoder followed by the averaging of 16 lossy SAR image rows leading to \( \hat{x} \); and 5) a power-centroid lossy processor-coder (PCLPC). In particular, the PCLPC consists of a power-centroid extractor (PCE) in cascade with a predicted clutter covariance (PCC) selector. The PCE evaluates the power \( P \) and centroid \( C \) of the \( \{ g_i(\theta_i) \} \)-weighted lossy intelligence \( \{ \hat{x}_i : i = 1, \ldots, N_c \} \);

\[
P = \sum_{i=1}^{N_c} g_i(\theta_i) \hat{x}_i, \quad C = \sum_{i=1}^{N_c} g_i(\theta_i) \hat{x}_i / P
\]

The PCC-selector, on the other hand, quantizes \( P \) and \( C \)

\[
\Omega(P) = \begin{cases} 0_{\Omega}, & 0_{\Omega} \leq P \leq 0_{\Omega} \setminus \Omega_{\Omega}, \\ 0_{\Omega}^P = (P_{\text{max}} - P_{\text{min}}) / 2, & P_{\text{min}} \leq P \leq P_{\text{max}} \end{cases}
\]

where \( Q_{\Omega} \) and \( Q_{\Omega} \) are quantization levels for \( P \) and \( C \) respectively. The parameters \( P_{\text{max}}, P_{\text{min}} \) and \( D_0 \) of (14)-(15) are appropriately found from the SAR image. The quantization levels are then used to select from a memory device one of six PCCs. The PCCs are derived off-line from

\[
p_{\text{CCS}} = \sum_{i=1}^{N_c} g_i(\theta_i, \theta) \epsilon_i^k, \quad (Q_{\Omega} = Q_{\Omega}) \text{ where the } j \text{ case gives the physically build antenna pattern of Fig. 3. Finally, the off-line PCLPC processing-time is noted to be governed by the PCE (13) since the PCC-selector processing-time is small.}

The evaluation of \( \epsilon_i \) by the PCLPC leads to a \( R_{i, \text{PC}} \) of one \( b_M \) bors/\( \epsilon_i \) where the availability of appropriate parallel-processing computational resources is assumed. Thus an estimated off-line processing-time improvement of \( K_{R_{i, \text{PC}}} = 131,072 \) results from replacing the lossless ideal CCP with the significantly simpler lossy PCLPC.

Next the SINR performance of the SPI1-coder of Fig. 4b is contrasted with that of the same SPI1-coder except that its lossy PCLPC is replaced with Fig. 4a’s lossless CCP (11). The results are shown in Fig. 5 which assume the following radar parameters [3]: 1) \( \text{Antenna, } N_{\text{ant}} = 16, \quad M = 16, \quad \delta, = \lambda / 2, \quad \sigma_x^2 = 1 \) (white noise variance), \( K_f = 56 \) dBs, \( K_b = -40 \) dBs (back antenna-gain), \( f_c = 10^9 \text{ Hz} \) (carrier freq.), \( f_s = 10^3 \text{ Hz} \) (pulse repetition freq.), \( \Theta_{\text{AAAM}} = 2^\circ \); 2) \( \text{Clutter, } N_c = 256, \quad D = 18, \quad P_{\text{min}} = 41 \text{ dBs, } P_{\text{max}} = 74 \text{ dBs, } P_{\text{max}} = P_{\text{max}} \sigma_n^2 < 10 \log_{10} \text{CNR}^r \text{, } \sigma_n^2 = 74 \text{ dBs (front clutter to noise ratio } \text{CNR}^r \text{), } 10 \log_{10} \text{CNR}^b = -40 \text{ dBs (back clutter to noise ratio } \text{CNR}^b \text{), } \beta = 1 \) (ratio of distance traveled by radar during pulse repetition interval to \( d / 2 \)); 3) \( \text{Jammer, } \text{were not used but similar positive results are derived when they are used}\); 4) \( \text{Range walk, } \rho = 0.999999 \); 5) \( \text{ICM, } b = 5.7 \) (shape-factor); 6) \( \text{Narrowband CM, } \Delta \varepsilon = 0 \) for all \( i \) (amplitude error), \( \Delta \gamma_i \) fluctuates with a \( 5^\circ \) rms for all \( i \) (phase-error); 7) \( \text{Finite-bandwidth CM, } B = 10^8 \text{ Hz (bandwidth), } \Delta \theta = 28.6^\circ \) (main beamwidth).

For each range-bin of SAR image SINR versus normalized Doppler is found for several different cases. In Fig. 5a three cases are displayed for range-bin #1. The first case is the optimum SINR of the SPI1 coder of Fig. 4a. The second and third cases use the lossy SAR image of Fig. 4b. An average SINR error (ASE) of 1.04 dBs is derived when using the lossy PCLPC and an ASE = 4.8 dBs when using a lossless CCP. In Fig. 5b the ASE is plotted versus range-bin number for both the lossy PCLPC and lossless CCP with the lossy case outperforming the lossless one by an average ASE of 4.5 dBs. Finally, it is noted, that the SPI2-coder
of Fig. 1c must be used when the lossy SAR imagery resides in a remote central command station.

6. LIT REVELATIONS

Four LIT revelations are highlighted:

1) The unsatisfactory CCP SINR results of Fig. 5 can be traced to the mismatch between the original SAR image whose covariance the CCP evaluates and the highly lossy SAR image of Fig. 4b that the CCP uses instead in its evaluation. On the other hand, the PCLPC satisfactory SINR results of Fig. 5 can be traced to the significant lossy SAR image compensation resulting from some PCCs being designed off-line (16) using two compensating antenna patterns (CAPs) that do not match the physical one of Fig. 3 pointing to $Q_C=2(N_C+1)/2$. Instead, these two CAPs point in the directions of $Q_{C1}$ and $Q_{C2}$.

2) Symmetries in the six PCCs of Fig. 4b permit the use of only four PCCs by letting $Q_{C1}$→$Q_{C2}$ after $Q_{C2}$ is evaluated, or vice-versa. This low number of PCCs also allows their efficient storage for a suitable number of $\theta_{AML}$ cases.

3) The lossy PCLPC is the time-dual of a lossy transform intel-space coder $\hat{z} = T_i' \hat{e}_i = T_i' Q(e_i) = T_i' Q(T_i z)$ [5] where $e_i = T_i z$ is the encoder with $z$ a real $nx1$ vector input, $T_i$ a real $kxn$ matrix with $k<n$, and $e_k$ a $kx1$ output vector; $\hat{e}_i = Q(e_i)$ quantizes $e_i$; and $\hat{z} = T_i' \hat{e}_i$ is the decoder with lossy output $\hat{z} = z$. Thus the PCLPC’s PCE is an intel-time encoder that is the time dual of $\hat{e}_i = Q(T_i x)$ and the PCLPC’s PCC-selector is an intel-time decoder that is the time dual of $\hat{z} = T_i' \hat{e}_i$. Also, while $\hat{z} = T_i' \hat{e}_i$ is an ‘uncertainty’ model for a signal-source [5], the PCC-selector is a ‘certainty’ model for a signal-processor with its output a known PCC.

4) The surfacing of a LIT mathematical (M)-physical (P) duality leading to the unified guidance of intelligence and life system designs described in Fig. 6 and [8]. First an intel-space/time M-LIT integrates M-information and M-latency theories to guide SPI-CSI coder designs via two lower $H, K$ and two upper $C, F$ performance-bounds. Intel-time processing methods arise as time dual of intel-space sourcing methods, e.g. a lossy PCLPC from a lossy transform source-coder. Secondly a complementary life-space/time P-LIT integrates P-information and P-latency theories to guide SRI-CMI coder designs via two lower retainer-entropy $N$, mover-entropy $A$ and two upper sensor-scope $I$, channel-stay $T$ performance-bounds. While $N$ is the expected retainer-information in physical space units, $A$ is the minmax mover-latency in physical time units, thus their definitions emulate those of $H$ (1), $K$ (4), respectively [1]. In addition, the $I, T$ ratio definitions emulate those for the $C$ (3), $F$ (7) ratios, respectively. Finally, retention (or life-space sourcing) laws surface as space dual of motion (or life-time processing) laws.

REFERENCES


IEEE Signal Processing Society: DSP Workshop and SPE Workshop, Marco Island, Florida, 4-7 January 2009

Note: Paper ends on page 6, the remaining three pages display six enlarged paper figures for easier viewing.

Fig. 1. a) Communication System. b) Recognition System. c) Recognition-Communication (or Intelligence) System

Fig. 2. Full Adder. a) Original Signal-Processor. b) Lossless Processor-Coder. c) Lossy Processor-Coder.
Moving Target ?

Front Clutter Range-Bin

\[ \theta_{c} = \theta_{c}^{(N-1)/2} = 0^\circ \]

\[ s(t_i) \]: Target Steering Vector

\[ y(t_i + T_{AMTI}) = w(t_i + T_{AMTI})^H r(t_i) \]

\[ r(t_i) = z(t_i) + s(t_i) \text{ or } z(t_i) \]

\[ z(t_i) \]: Interference Plus Noise Vector

**Fig. 3. Airborne Radar System**

---

**a)** 4 MBs 1,024 × 256 SAR Image of Mojave Airport in California

Signal – Processor or CCP

\[ e_{c}^f = \sum_{i=1}^{N_c} x_i g_i (\theta_i) c_i c_i^H \]

(Lossless Processor-Coder)

**b)** 4 MBs 1,024 × 256 SAR Image

Sensor Coder

Life-Space Retention Coder Sensor

Avg. of 16 Rows

\[ \{ x_i \} \]

512 bytes Image

Life-Space Retention Coder Sensor

MMSE PT Source Encoder

MMSE PT Source Decoder

Avg. of 16 Rows

Lossy 1024 × 256 SAR Image

\[ \hat{e}_{c}^f \in \{ PCC_{k,j} \} : k = 1, 2, j = 1, 2, 3 \]

\[ \hat{e}_{c}^f \neq e_{c}^f \]

**Fig. 4. a) SPI (or SPI0) Coder Intelligence System. b) SPI1-Coder Intelligence System.**
Fig. 6. A Genial Reminder of LIT’s Unified Guidance of Intelligence and Life System Designs.